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Abstract 
This paper presents the design, fabrication and characterization of high-density neural probes based on complementary-metal-
oxide-semiconductor (CMOS) technology. A new version of the electronic depth control (EDC) addressing scheme is 
implemented in the slender probe shaft enabling an increased number of simultaneously addressable electrodes compared to our 
previous EDC devices. Two further channels allow operating selected electrodes for purposes of stimulation or local referencing. 
Probes with a shaft width of 100 μm and lengths up to 10 mm carrying a maximum number of 334 electrodes with an inter-
electrode spacing of 30 μm have been implemented. The integrated CMOS circuitry is realized using the commercial 0.18 μm 
double-poly, six-metal CMOS process from XFAB, followed by post-CMOS processing of the electrode metallization and probe 
geometry. The probe functionality is verified by measuring the impedance of single and combined electrodes. Pt and IrOx 
electrodes are characterized; they reveal impedance values of 2±0.9 Mȍ and 162±40 kȍ, respectively, at 1 kHz. 
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1. Introduction 
Understanding the complex interaction within the central nervous system can be supported by monitoring the 
activity of individual neurons in the brain [1]. The use of microfabrication technologies has facilitated the ability to 
realize microelectrode arrays with an increased channel count for large-scale neural recordings [2]. While the out-of-
plane needle array from the University of Utah provides a single recordings site per needle [3], linear arrays of micro 
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electrodes are aligned along the slender probe shafts of the Michigan style probes [4]. Geometrical constraints such 
as maximum shaft width, number of interconnections, spacing of internal lines, and bonding pads determine the 
number of recording sites to be integrated in such a neural probe. To overcome these restrictions, CMOS circuits for 
signal amplification, time-multiplexing, and electrodes selection are integrated on the probe base [4,5] or along the 
probe shaft [5-7] as in the case of the electronic depth control (EDC) concept [6,7]. This paper presents an enhanced 
version of the CMOS-based EDC neural probe with an increased number of output lines, integration of two 
additional lines for stimulation or local referencing and a reduced shaft width compared to our previous EDC 
probes [7]. Initial functionality tests of the probe have been published in [8] and more detailed characterization 
results are presented here.    
2. EDC probe concept 
2.1. Probe design 
The CMOS-based EDC probe with its main components is illustrated in Fig. 1. It consists of a 100-μm-wide 
probe shaft connected to a probe base (1200u400 μm2) that comprises contact pads for the output and stimulation 
channels as well as for control signals. The electrodes are arranged in two rows along the probe shaft with a vertical 
pitch of 30 μm. The maximum number of electrodes is 334 (10 mm shaft length). Each electrode with a diameter of 
30 μm can be connected through four transmission gates to 2 out of the 16 output lines (A1-A16) and also to two 
stimulation lines (S1, S2) designed for combining multiple electrodes to form low-impedance paths.  
The site and output channel selection process is controlled using four control signals, i.e. clock Clk, Data, End, 
and Reset, and power supply lines VDD and GND. Thirteen clock cycles are required to select one electrode, while 
information available on the serial Data signal determines the electrode to be connected to the available output or 
stimulation lines. 
Figure 2 shows the simulation of the complete integrated circuit system of the 3-mm probe with 104 electrodes 
using the Cadence Spectre Environment. In this example, two subsets of two electrodes are connected to different 
output lines to extract electrical signals. Electrodes E1 and E100 are connected respectively to the output lines A1 and 
A11 at the time stamp t1 = 0.28 ms. Also electrodes E23 and E104 are connected to the output lines A8 and A9 at the 
time stamp t2 = 0.8 ms. Signals for selecting electrodes and for controlling the recording process are shown in 
Figs. 2(a) and 2(b). 
2.2. Integrated CMOS circuitry 
The probe shaft is divided into CMOS addressing blocks. Each block comprises a 13-bit serial-to-parallel 
converter combined with logic gates that control four transmission gates in order to connect the electrode to two 
output lines and two stimulation lines. The overall footprint of each block layout is 87u30 μm2 enabling an electrode 
pitch of 30 μm along the probe shaft. The integrated CMOS components were fabricated using the 0.18 μm six-
metal, double-poly CMOS process from XFAB, Erfurt, Germany.  
 
Fig. 3: Post-CMOS fabrication process based on 
thin-film deposition and patterning, deep reactive 
ion etching, and rear grinding.  
Fig. 1: Schematic of EDC probe showing 
the staggered electrode layout with 16 
output lines (A1-A16) and two 
stimulation/referencing lines (S1, S2). 
 
Fig. 2: Simulation example of a 3-mm-long 
EDC probe with 104 electrodes. Two subsets of 
two electrodes each are selected at times t1 and 
t2, and connected to different output lines 
A1/A11 and A8/A9. 
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2.3. Post-CMOS probe fabrication  
The post-CMOS fabrication process for electrodes deposition and probe structuring is summarized in Fig. 3. The 
process starts with sputter cleaning the CMOS substrate to improve the contact resistance of the top CMOS metal. 
Then, the post-CMOS metallization is deposited to cover the aluminum contacts of the electrodes and pads which 
are not biocompatible. The post-CMOS metallization consists of 200 nm TiW, 270 nm Pt, and 30 nm TiW. The TiW 
serves as an adhesion layer to the top CMOS metal. This layer stack is patterned using ion beam etching (IBE) 
{Fig. 3(b)}. This is followed by depositing a 1.5-μm-thick stress-compensated layer stack of silicon oxide (SiOx) and 
silicon nitride (SixNy) by plasma enhanced chemical vapor deposition (PECVD) at 300ºC. Next, the passivation layer 
is patterned using reactive ion etching (RIE), as illustrated in Fig. 3(c). As an electrode metallization, either Pt or 
IrOx is sputter deposited and patterned using lift-off {Fig. 3(d)}. The probe geometry is defined using RIE and deep 
reactive ion etching (DRIE) to pattern the dielectric layer stacks and the silicon substrate, respectively. Finally, the 
post-CMOS processed substrate is ground from the back to reduce the probe thickness down to 40 μm {Fig. 3(f)}.       
3. Experimental results 
3.1. Post processing 
The post-processed EDC probes are shown in Fig. 4, which also includes a close-up view of two Pt and two IrOx 
electrodes. The electrodes are connected to the first post-CMOS Pt-based metallization through vias in the 
passivation layer with a diameter of 10 μm, as shown in Fig. 4. A cross-section of a Pt electrode obtained by focused 
ion beam (FIB) is shown in Fig. 5 with a scanning electron micrograph (SEM). The SEM image indicates that the Pt 
electrode is connected to the first post-CMOS metal with the Ti layer of reduced brightness sandwiched in-between.     
3.2. Impedance characterization  
The impedances of the electrodes were characterized in a three-electrode setup in Ringer’s solution for the 
frequency range from 100 Hz to 1 MHz. The electrode to be studied is applied as the working electrode (WE), a Pt 
electrode from Schott instruments acts as the counter electrode (CE), and an Ag/AgCl electrode is used as the 
reference (RE). The required control signals to operate the probe are generated using a VHDL-programmed FPGA 
device (Altera SoCKit board). Each electrode address is determined with nine digits sent by the serial Data control 
line. Additional four digits are required to choose between both output lines and both stimulation lines.  
Impedances are measured for single electrodes connected to one of the output lines and in addition, for groups of 
two, four and eight combined electrodes connected to one of the stimulation lines thereby achieving a virtual 
electrode of lower impedance. Detailed impedance results for Pt and IrOx electrodes as a function of frequency are 
shown in Fig. 6. Single Pt and IrOx electrodes show impedances of 2±0.9 Mȍ and 162±40 kȍ, respectively, at 
 
Fig. 4: Photograph of EDC probe 
variants and close-up view of two Pt and 
two IrOx electrodes showing the post-
processed layers. 
 
Fig. 5: FIB/SEM image of the post-processed layers showing Pt electrode connected to the first post-
CMOS metallization.  
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1 kHz which is in good agreement with previous work [9]. The impedance is reduced each time the number of 
electrodes connected to the same output line is doubled, which is a strong indication of the correct switching 
functionality of the EDC probe.  
4. Conclusion 
We have successfully implemented an enhanced version of the electronic depth control (EDC) scheme for 
addressing recording and stimulation channels in CMOS-based neural probes. Compared to our previous EDC 
probes, an increased number of 16 simultaneous read-out channels has been realized. Two additional lines have been 
included for electrical stimulation and local referencing purposes. Probe functionality has been demonstrated by 
measuring impedance of single electrodes connected to one of the available output lines and of multiple electrodes 
connected to one of the stimulation lines. What remains to be done is the careful experimental characterization of 
noise and cross-talk of the probes. 
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Fig. 6: Electrode impedances vs. frequency of Pt and IrOx individual electrodes as well as two, four and eight electrode combinations to 
form virtually larger electrodes.
